`timescale 100ps / 10ps

// behavioural model of edge triggered D type

module dff(Q, D, Clk);

output Q;
input D, Clk;

reg Q;

   // action on clock rising edge
   always @(posedge Clk)
      Q = D;

endmodule